{ "item_title" : "ASIC and FPGA Verification", "item_author" : [" Richard Munden "], "item_description" : "Richard Munden demonstrates how to create and use simulation models for verifying ASIC and FPGA designs and board-level designs that use off-the-shelf digital components. Based on the VHDL/VITAL standard, these models include timing constraints and propagation delays that are required for accurate verification of today's digital designs. ASIC and FPGA Verification: A Guide to Component Modeling expertly illustrates how ASICs and FPGAs can be verified in the larger context of a board or a system. It is a valuable resource for any designer who simulates multi-chip digital designs.", "item_img_path" : "https://covers4.booksamillion.com/covers/bam/0/12/510/581/0125105819_b.jpg", "price_data" : { "retail_price" : "73.95", "online_price" : "73.95", "our_price" : "73.95", "club_price" : "73.95", "savings_pct" : "0", "savings_amt" : "0.00", "club_savings_pct" : "0", "club_savings_amt" : "0.00", "discount_pct" : "10", "store_price" : "" } }

Overview

Customers Also Bought

Details