menu
{ "item_title" : "Clock Generators for Soc Processors", "item_author" : [" Amr Fahim "], "item_description" : "This book explores the design of fully-integrated frequency synthesizers suitable for system-on-a-chip (SOC) processors. The text takes a more global design perspective in jointly examining the design space at the circuit level as well as at the architectural level. The comprehensive coverage includes summary chapters on circuit theory as well as feedback control theory relevant to the operation of phase locked loops (PLLs). On the circuit level, the discussion includes low-voltage analog design in deep submicron digital CMOS processes, effects of supply noise, substrate noise, as well device noise. On the architectural level, the discussion includes PLL analysis using continuous-time as well as discrete-time models, linear and nonlinear effects of PLL performance, and detailed analysis of locking behavior. The book provides numerous real world applications, as well as practical rules-of-thumb for modern designers to use at the system, architectural, as well as the circuit level.", "item_img_path" : "https://covers4.booksamillion.com/covers/bam/1/40/208/079/1402080794_b.jpg", "price_data" : { "retail_price" : "109.99", "online_price" : "109.99", "our_price" : "109.99", "club_price" : "109.99", "savings_pct" : "0", "savings_amt" : "0.00", "club_savings_pct" : "0", "club_savings_amt" : "0.00", "discount_pct" : "10", "store_price" : "" } }
Clock Generators for Soc Processors|Amr Fahim

Clock Generators for Soc Processors : Circuits and Architectures

local_shippingShip to Me
In Stock.
FREE Shipping for Club Members help

Overview

This book explores the design of fully-integrated frequency synthesizers suitable for system-on-a-chip (SOC) processors. The text takes a more global design perspective in jointly examining the design space at the circuit level as well as at the architectural level. The comprehensive coverage includes summary chapters on circuit theory as well as feedback control theory relevant to the operation of phase locked loops (PLLs). On the circuit level, the discussion includes low-voltage analog design in deep submicron digital CMOS processes, effects of supply noise, substrate noise, as well device noise. On the architectural level, the discussion includes PLL analysis using continuous-time as well as discrete-time models, linear and nonlinear effects of PLL performance, and detailed analysis of locking behavior. The book provides numerous real world applications, as well as practical rules-of-thumb for modern designers to use at the system, architectural, as well as the circuit level.

This item is Non-Returnable

Details

  • ISBN-13: 9781402080791
  • ISBN-10: 1402080794
  • Publisher: Springer
  • Publish Date: June 2005
  • Dimensions: 9.46 x 6.34 x 0.77 inches
  • Shipping Weight: 1.26 pounds
  • Page Count: 246

Related Categories

You May Also Like...

    1

BAM Customer Reviews