menu
{ "item_title" : "The Core Test Wrapper Handbook", "item_author" : [" Francisco Da Silva", "Teresa McLaurin", "Tom Waayers "], "item_description" : "In the early to mid-1990's while working at what was then Motorola Se- conductor, business changes forced my multi-hundred dollar microprocessor to become a tens-of-dollars embedded core. I ran into first hand the problem of trying to deliver what used to be a whole chip with something on the order of over 400 interconnect signals to a design team that was going to stuff it into a package with less than 220 signal pins and surround it with other logic. I also ran into the problem of delivering microprocessor specification verifi- tion - a microprocessor is not just about the functions and instructions included with the instruction set, but also the MIPs rating at some given f- quency. I faced two dilemmas: one, I could not deliver functional vectors without significant development of off-core logic to deal with the reduced chip I/O map (and everybody's I/O map was going to be a little different); and two, the JTAG (1149. 1) boundary scan ring that was around my core when it was a chip was going to be woefully inadequate since it did not support - speed signal application and capture and independent use separate from my core. I considered the problem at length and came up with my own solution that was predominantly a separate non-JTAG scan test wrapper that supported at-speed application of launch-capture cycles using the system clock. But my problems weren't over at that point either.", "item_img_path" : "https://covers2.booksamillion.com/covers/bam/1/48/998/769/148998769X_b.jpg", "price_data" : { "retail_price" : "119.99", "online_price" : "119.99", "our_price" : "119.99", "club_price" : "119.99", "savings_pct" : "0", "savings_amt" : "0.00", "club_savings_pct" : "0", "club_savings_amt" : "0.00", "discount_pct" : "10", "store_price" : "" } }
The Core Test Wrapper Handbook|Francisco Da Silva

The Core Test Wrapper Handbook : Rationale and Application of IEEE Std. 1500(tm)

local_shippingShip to Me
In Stock.
FREE Shipping for Club Members help

Overview

In the early to mid-1990's while working at what was then Motorola Se- conductor, business changes forced my multi-hundred dollar microprocessor to become a tens-of-dollars embedded core. I ran into first hand the problem of trying to deliver what used to be a whole chip with something on the order of over 400 interconnect signals to a design team that was going to stuff it into a package with less than 220 signal pins and surround it with other logic. I also ran into the problem of delivering microprocessor specification verifi- tion - a microprocessor is not just about the functions and instructions included with the instruction set, but also the MIPs rating at some given f- quency. I faced two dilemmas: one, I could not deliver functional vectors without significant development of off-core logic to deal with the reduced chip I/O map (and everybody's I/O map was going to be a little different); and two, the JTAG (1149. 1) boundary scan ring that was around my core when it was a chip was going to be woefully inadequate since it did not support - speed signal application and capture and independent use separate from my core. I considered the problem at length and came up with my own solution that was predominantly a separate non-JTAG scan test wrapper that supported at-speed application of launch-capture cycles using the system clock. But my problems weren't over at that point either.

This item is Non-Returnable

Details

  • ISBN-13: 9781489987693
  • ISBN-10: 148998769X
  • Publisher: Springer
  • Publish Date: October 2014
  • Dimensions: 9.21 x 6.14 x 0.65 inches
  • Shipping Weight: 0.96 pounds
  • Page Count: 276

Related Categories

You May Also Like...

    1

BAM Customer Reviews