menu
{ "item_title" : "Creating Assertion-Based IP", "item_author" : [" Harry D. Foster", "Adam C. Krolnik "], "item_description" : "A project's functional verification testplan is the specification for the verification process. Developing this testplan usually involves the entire engineering team (architects, designers, and verification engineers). This book presents formal testplanning guidelines with examples focused on creating assertion-based verification IP. This is the first book published on this subject. It demonstrates a systematic process for formal specification and formal testplanning, and also demonstrates effective use of assertions languages beyond the traditional language construct discussions. Note that there many books published on assertion languages (such as SystemVerilog assertions and PSL). Yet, none of them discuss the important process of testplanning and using these languages to create verification IP.", "item_img_path" : "https://covers3.booksamillion.com/covers/bam/0/38/736/641/0387366415_b.jpg", "price_data" : { "retail_price" : "169.99", "online_price" : "169.99", "our_price" : "169.99", "club_price" : "169.99", "savings_pct" : "0", "savings_amt" : "0.00", "club_savings_pct" : "0", "club_savings_amt" : "0.00", "discount_pct" : "10", "store_price" : "" } }
Creating Assertion-Based IP|Harry D. Foster

Creating Assertion-Based IP

local_shippingShip to Me
In Stock.
FREE Shipping for Club Members help

Overview

A project's functional verification testplan is the specification for the verification process. Developing this testplan usually involves the entire engineering team (architects, designers, and verification engineers). This book presents formal testplanning guidelines with examples focused on creating assertion-based verification IP. This is the first book published on this subject. It demonstrates a systematic process for formal specification and formal testplanning, and also demonstrates effective use of assertions languages beyond the traditional language construct discussions. Note that there many books published on assertion languages (such as SystemVerilog assertions and PSL). Yet, none of them discuss the important process of testplanning and using these languages to create verification IP.

This item is Non-Returnable

Details

  • ISBN-13: 9780387366418
  • ISBN-10: 0387366415
  • Publisher: Springer
  • Publish Date: November 2007
  • Dimensions: 9.46 x 6.08 x 1.04 inches
  • Shipping Weight: 1.51 pounds
  • Page Count: 318

Related Categories

You May Also Like...

    1

BAM Customer Reviews