menu
{ "item_title" : "Generating Code from Abstract VHDL Models - Basics, Semantics, Algorithms", "item_author" : [" Mohamed Abdel Maksoud "], "item_description" : "Static methods are very successful in deriving crucial properties (e.g.timing behaviour) of safety critical systems. Some information in the analysed program are not available either because they cannot be determined statically or because they were intentionally sacrificed (i.e.abstracted) to make program analysis tractable. These abstractions make program simulation nondeterministic. This book describes the algorithms and semantics developed and used in building an abstraction-aware compiler that derives/generates pipeline analysis from an abstracted VHDL specification of the target microprocessor. This analysis is used in a commercial tool frame for deriving upper bound over execution time of critical tasks. This book is useful for computer scientists and engineers concerned with computing timing analyses based on VHDL specification of the target hardware.", "item_img_path" : "https://covers2.booksamillion.com/covers/bam/3/63/902/468/3639024680_b.jpg", "price_data" : { "retail_price" : "52.92", "online_price" : "52.92", "our_price" : "52.92", "club_price" : "52.92", "savings_pct" : "0", "savings_amt" : "0.00", "club_savings_pct" : "0", "club_savings_amt" : "0.00", "discount_pct" : "10", "store_price" : "" } }
Generating Code from Abstract VHDL Models - Basics, Semantics, Algorithms|Mohamed Abdel Maksoud

Generating Code from Abstract VHDL Models - Basics, Semantics, Algorithms

local_shippingShip to Me
In Stock.
FREE Shipping for Club Members help

Overview

Static methods are very successful in deriving crucial properties (e.g.timing behaviour) of safety critical systems. Some information in the analysed program are not available either because they cannot be determined statically or because they were intentionally sacrificed (i.e.abstracted) to make program analysis tractable. These abstractions make program simulation nondeterministic. This book describes the algorithms and semantics developed and used in building an abstraction-aware compiler that derives/generates pipeline analysis from an abstracted VHDL specification of the target microprocessor. This analysis is used in a commercial tool frame for deriving upper bound over execution time of critical tasks. This book is useful for computer scientists and engineers concerned with computing timing analyses based on VHDL specification of the target hardware.

This item is Non-Returnable

Details

  • ISBN-13: 9783639024685
  • ISBN-10: 3639024680
  • Publisher: VDM Verlag Dr. Mueller E.K.
  • Publish Date: June 2008
  • Dimensions: 9 x 6 x 0.22 inches
  • Shipping Weight: 0.34 pounds
  • Page Count: 108

Related Categories

You May Also Like...

    1

BAM Customer Reviews