menu
{ "item_title" : "High Frequency Interconnect Characterization and Modeling", "item_author" : [" Xiaoning Qi "], "item_description" : "Continuous scaling of transistors combined with increased chip area results in the ratio of global wire delay to gate delay increasing at a super-linear rate. Simple RC models have become inadequate for simulation of VLSI circuits. In addition, parasitic inductance and capacitance of IC packages impose limits on the circuit performance at RF frequencies. This book presents modeling of on-chip inductance for chips with ground grids that emulate those used in real circuits. S-parameter characterization of test chips up to 10 GHz shows good agreement with simulation and analytical calculations. On-chip 3-D capacitance modeling capabilities for arbitrarily shaped objects are also presented. In addition, an approach to fast 3-D modeling of the geometry for bonding wires in RF circuits and packages is demonstrated. The geometry and an equivalent circuit are presented to model the frequency response of bonding wires. Excellent agreement between modeled results and measured data is achieved for frequencies up to 10 GHz. The book should be useful to the semiconductor professionals in academia and industry, who are interested in the on-chip and package interconnects researches.", "item_img_path" : "https://covers4.booksamillion.com/covers/bam/3/63/913/095/3639130952_b.jpg", "price_data" : { "retail_price" : "63.72", "online_price" : "63.72", "our_price" : "63.72", "club_price" : "63.72", "savings_pct" : "0", "savings_amt" : "0.00", "club_savings_pct" : "0", "club_savings_amt" : "0.00", "discount_pct" : "10", "store_price" : "" } }
High Frequency Interconnect Characterization and Modeling|Xiaoning Qi

High Frequency Interconnect Characterization and Modeling

local_shippingShip to Me
In Stock.
FREE Shipping for Club Members help

Overview

Continuous scaling of transistors combined with increased chip area results in the ratio of global wire delay to gate delay increasing at a super-linear rate. Simple RC models have become inadequate for simulation of VLSI circuits. In addition, parasitic inductance and capacitance of IC packages impose limits on the circuit performance at RF frequencies. This book presents modeling of on-chip inductance for chips with ground grids that emulate those used in real circuits. S-parameter characterization of test chips up to 10 GHz shows good agreement with simulation and analytical calculations. On-chip 3-D capacitance modeling capabilities for arbitrarily shaped objects are also presented. In addition, an approach to fast 3-D modeling of the geometry for bonding wires in RF circuits and packages is demonstrated. The geometry and an equivalent circuit are presented to model the frequency response of bonding wires. Excellent agreement between modeled results and measured data is achieved for frequencies up to 10 GHz. The book should be useful to the semiconductor professionals in academia and industry, who are interested in the on-chip and package interconnects researches.

This item is Non-Returnable

Details

  • ISBN-13: 9783639130959
  • ISBN-10: 3639130952
  • Publisher: VDM Verlag
  • Publish Date: March 2009
  • Dimensions: 9 x 6 x 0.31 inches
  • Shipping Weight: 0.45 pounds
  • Page Count: 132

Related Categories

You May Also Like...

    1

BAM Customer Reviews