menu
{ "item_title" : "Learning from VLSI Design Experience", "item_author" : [" Weng Fook Lee "], "item_description" : "This book shares with readers practical design knowledge gained from the author's 24 years of IC design experience. The author addresses issues and challenges faced commonly by IC designers, along with solutions and workarounds. Guidelines are described for tackling issues such as clock domain crossing, using lockup latch to cross clock domains during scan shift, implementation of scan chains across power domain, optimization methods to improve timing, how standard cell libraries can aid in synthesis optimization, BKM (best known method) for RTL coding, test compression, memory BIST, usage of signed Verilog for design requiring +ve and -ve calculations, state machine, code coverage and much more. Numerous figures and examples are provided to aid the reader in understanding the issues and their workarounds.", "item_img_path" : "https://covers4.booksamillion.com/covers/bam/3/03/003/237/303003237X_b.jpg", "price_data" : { "retail_price" : "139.99", "online_price" : "139.99", "our_price" : "139.99", "club_price" : "139.99", "savings_pct" : "0", "savings_amt" : "0.00", "club_savings_pct" : "0", "club_savings_amt" : "0.00", "discount_pct" : "10", "store_price" : "" } }
Learning from VLSI Design Experience|Weng Fook Lee

Learning from VLSI Design Experience

local_shippingShip to Me
In Stock.
FREE Shipping for Club Members help

Overview

This book shares with readers practical design knowledge gained from the author's 24 years of IC design experience. The author addresses issues and challenges faced commonly by IC designers, along with solutions and workarounds. Guidelines are described for tackling issues such as clock domain crossing, using lockup latch to cross clock domains during scan shift, implementation of scan chains across power domain, optimization methods to improve timing, how standard cell libraries can aid in synthesis optimization, BKM (best known method) for RTL coding, test compression, memory BIST, usage of signed Verilog for design requiring +ve and -ve calculations, state machine, code coverage and much more. Numerous figures and examples are provided to aid the reader in understanding the issues and their workarounds.

This item is Non-Returnable

Details

  • ISBN-13: 9783030032371
  • ISBN-10: 303003237X
  • Publisher: Springer
  • Publish Date: February 2019
  • Dimensions: 9.21 x 6.14 x 0.63 inches
  • Shipping Weight: 1.15 pounds
  • Page Count: 214

Related Categories

You May Also Like...

    1

BAM Customer Reviews