menu
{ "item_title" : "System-On-Chip Test Architectures", "item_author" : [" Laung-Terng Wang", "Charles E. Stroud", "Nur A. Touba "], "item_description" : "Modern electronics testing has a legacy of more than 40 years. The introduction of new technologies, especially nanometer technologies with 90nm or smaller geometry, has allowed the semiconductor industry to keep pace with the increased performance-capacity demands from consumers. As a result, semiconductor test costs have been growing steadily and typically amount to 40% of today's overall product cost. This book is a comprehensive guide to new VLSI Testing and Design-for-Testability techniques that will allow students, researchers, DFT practitioners, and VLSI designers to master quickly System-on-Chip Test architectures, for test debug and diagnosis of digital, memory, and analog/mixed-signal designs.", "item_img_path" : "https://covers4.booksamillion.com/covers/bam/0/12/373/973/012373973X_b.jpg", "price_data" : { "retail_price" : "84.95", "online_price" : "84.95", "our_price" : "84.95", "club_price" : "84.95", "savings_pct" : "0", "savings_amt" : "0.00", "club_savings_pct" : "0", "club_savings_amt" : "0.00", "discount_pct" : "10", "store_price" : "" } }
System-On-Chip Test Architectures|Laung-Terng Wang

System-On-Chip Test Architectures : Nanometer Design for Testability Volume .

local_shippingShip to Me
In Stock.
FREE Shipping for Club Members help

Overview

Modern electronics testing has a legacy of more than 40 years. The introduction of new technologies, especially nanometer technologies with 90nm or smaller geometry, has allowed the semiconductor industry to keep pace with the increased performance-capacity demands from consumers. As a result, semiconductor test costs have been growing steadily and typically amount to 40% of today's overall product cost. This book is a comprehensive guide to new VLSI Testing and Design-for-Testability techniques that will allow students, researchers, DFT practitioners, and VLSI designers to master quickly System-on-Chip Test architectures, for test debug and diagnosis of digital, memory, and analog/mixed-signal designs.

This item is Non-Returnable

Details

  • ISBN-13: 9780123739735
  • ISBN-10: 012373973X
  • Publisher: Morgan Kaufmann Publishers
  • Publish Date: November 2007
  • Dimensions: 9.25 x 7.66 x 1.6 inches
  • Shipping Weight: 3.48 pounds
  • Page Count: 896

Related Categories

You May Also Like...

    1

BAM Customer Reviews